NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_SD_B1_02

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_SD_B1_02

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: USDHC2_CMD of instance: usdhc2

1 (ALT1): Select mux mode: ALT1 mux port: FLEXSPI_B_DATA00 of instance: flexspi_bus2bit

2 (ALT2): Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8

3 (ALT3): Select mux mode: ALT3 mux port: LPI2C4_SCL of instance: lpi2c4

4 (ALT4): Select mux mode: ALT4 mux port: ENET_1588_EVENT1_OUT of instance: enet

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_SD_B1_02

Links

() ()